

**M.Tech. I Semester Supplementary Examinations, July/August 2014****Microcontrollers and Interfacing  
(Embedded Systems)****Max. Marks: 60****Time: 03 Hours**

\*\*\*\*\*

**Answer any five questions****All Questions carry equal marks (12 Marks each)**

1. a) Explain internal and external memory organization of 8051 MCU 6M  
b) Write assembly program of 8051 to convert BCD to two ASCII numbers. 6M
2. a) What are the modes in which Timer 0 & Timer 1 can be programmed to be used in 8051 6M  
b) Explain each bit in SCON & SMOD registers in 8051. 6M
3. a) Explain the following of 8051 MCU  
(i) Printer Interface (ii) IEEE 488 BUS interface (iii) Flash Memory interface 12M
4. Interface ADC 0809 to 8051 MCU and Write Assembly program to Convert analog input of channel 1 to digital output in port 1.0 12M
5. a) Explain the timer system of 68HC11 microcontroller 6M  
b) How do you map on-chip registers for direct addressing in 68HC11? How do you get the advantage of direct addressing for setting or clearing RAM or register bits. 6M
6. a) Draw and explain the block diagram of PIC 16C74 MCU 6M  
b) Why is PIC program memory 14 bit wide? What do you mean by a 8-Level program counter stack? How exactly does the stack operation work in the PIC microcontroller. 6M
7. a) Explain the ADC interface in the PIC 16C74 microcontroller 6M  
b) Explain the Interrupt logic of PIC 16C74 microcontroller 6M
8. a) Explain Architecture of ARM 32-bit MCU. 6M  
b) Explain ARM/Thumb Programming Model. 6M

\*\*\*\*

**M.Tech. I Semester Supplementary Examinations, July/August 2014****VLSI TECHNOLOGY**  
(Common to ES & VLSISD)**Time: 3 hours****Max Marks: 60***Answer any FIVE of the following  
All questions carry equal marks (12 Marks each)*

\* \* \* \* \*

- |       |   |     |
|-------|---|-----|
| 1. a) | Explain NMOS transistor fabrication process with appropriate diagrams.                        | 8M  |
| b)    | Compare CMOS & Bipolar Technologies.  | 4M  |
| 2. a) | Derive the expression for $I_{ds}$ for saturated and non-saturated regions of MOS transistor. | 8M  |
| b)    | Explain Body effect of NMOS device.   | 4M  |
| 3. a) | Explain encoding of NMOS process with appropriate color structures.                           | 6M  |
| b)    | Explain Stick diagram and layout of CMOS inverter.  | 6M  |
| 4. a) | Explain different strategies for building of low-power gates.                                 | 8M  |
| b)    | Discuss Elmore delay calculation for RC transmission line.                                    | 2M  |
| 5. a) | Explain different techniques of Logic gates testing.  | 8M  |
| b)    | Explain the use of Left-edge channel routing algorithm.                                       | 4M  |
| 6. a) | Explain clocking discipline of sequential system.   | 8M  |
| b)    | Explain power optimization in sequential systems.   | 4M  |
| 7. a) | Explain different floor planning methods of a chip.   | 10M |
| b)    | What is signature analysis of LFSR?   | 2M  |
| 8.    | Explain Placement, Global routing and Detailed routing of chip.                               | 12M |

\*\*\*

**M.Tech. I Semester Supplementary Examinations, July/August 2014**

***Digital IC Design***  
***(Common to Embedded Systems and VLSI System Design)***

**Max. Marks: 60**

**Time: 03 Hours**

\*\*\*\*\*

**Answer any five questions**  
**All Questions carry equal marks (12 Marks each)**

1. a) Explain the CMOS Inverter Static and Dynamic characteristics  
b) Give the Description of Dynamic CMOS Inverter with its equivalent circuit diagram.
2. a) Explain about sequential circuits with suitable example.  
b) Explain the Ratioed logic of static complementary gates.
3. a) Explain about power consumption in CMOS gates.  
b) Describe and design the low power CMOS design.
4. a) Explain about CMOS memory Design.  
b) Explain the arithmetic circuit of CMOS adder with suitable example.
5. a) Differentiate between CMOS and BiCMOS design.  
b) Explain the static and Dynamic behavior of BiCMOS logic.
6. a) Explain the Design rules for the silicon Gate NMOS.  
b) Explain about wire capacitances.
7. a) Explain the lambda-based design rules.  
b) Describe about Drive Large capacitive load.
8. a) Explain with short notes on carry-look-ahead adders and multipliers.  
b) Describe in detail about the modified Booth's algorithm.

\*\*\*

**M.Tech. I Semester Supplementary Examinations, July/August 2014**

**EMBEDDED SYSTEM CONCEPTS**

*(Common to DECS, ES and VLSISD)*

**Time: 3 hours**

**Max Marks: 60**

*Answer any FIVE of the following  
All questions carry equal marks (12 Marks each)*

\* \* \* \* \*

1. Explain Embedded System-On-Chip (SOC) and its components in detail.
2. Explain how separate caches for instruction, data and branch transfer help in speed up of a system.
3. Explain how asynchronous, synchronous and iso-synchronous communication devices are handled in embedded systems? Write note on RS232C/RS485 communication standards?
4. Write note on possible problems faced, while sharing data by multiple tasks and routines and give their solutions.
5. Describe different system design methodologies? Explain how requirement analysis is done.
6. Write a detail note on embedded software development process and tools?
7. Write note on hardware laboratory tools used in prototype development and testing of embedded system design?
8. Describe a design example for adaptive cruise control in a car?

\*\*\*

Code : 1PC315

**M.Tech. I Semester Supplementary Examinations, July/August 2014****FPGA Architectures and Applications**

( Common to ES &amp; VLSISD)

**Time: 3 hours****Max Marks: 60**

*Answer any FIVE of the following  
All questions carry equal marks (12 Marks each)*

\* \* \* \* \*

1. a) Draw a neat block diagram of Xilinx 3000 series I/O Block and explain each block in detail. 7M
- b) Compare PLA, PAL and PLDs with respect to different features, programming and applications. 5M
2. a) List the programming technologies of FPGA and explain in detail. 6M
- b) Explain the design flow of FPGAs. 6M
3. a) Explain about the technology mapping for FPGAs. 6M
- b) Give the Xilinx XC4000 features and compare them with Altera's Flex 8000 series FPGA. 6M
4. a) Explain the application of the one Hot method to a serial 2's complement. 6M
- b) Explain the rules for clocking in FSM design 6M
5. a) Explain the extended petrinetes for parallel controllers. 6M
- b) Explain about Linked state Machines and one-Hot state machine 6M
6. a) Develop one hot state diagram for a sequence checker whose output is '1' whenever the sequence 0101 is detected. Also specify the Transition Table. 6M
- b) With an example explain about one Hot design Method using ASMs 6M
7. Draw an ASM chart for the control network for the floating point subtractor. Define control signals used and give equations for each control signal used as an input to the control network. 12M
8. Draw an ASM chart for a binary multiplier. Design the control logic using one hot design. 12M

\*\*\*