Hall Ticket Number: R-19

Code: 19AC33T

II B.Tech. I Semester Supplementary Examinations June 2024

## Discrete Mathematics

(Computer Science and Engineering)

Max. Marks: 70 Time: 3 Hours Answer any five full questions by choosing one question from each unit (5x14 = 70 Marks)Marks

UNIT-I

- Define Statement and Explain various Connectives with Example. 7M
  - Explain Free and Bound variables with examples. 7M b)

**OR** 

What is Tautology? Prove that the following statement is tautology or not.

 $((P->R)^{(Q->R)})->((PVQ)->R)$ 

b) Find Principle Conjunctive Normal form for the following formula.  $P\rightarrow((P\rightarrow Q)^{\land} \sim (\sim QV\sim P))$ 

7M

**UNIT-II** 

- Explain types of functions with examples. 3. a)
  - Draw the Hasse diagram for the positive divisors for 36. b) 8M

4. State relation and explain properties of binary relations with examples. 14M

**UNIT-III** 

5. a) Explain pigeonhole principle with example.

7M

How many different license plates are there that involve 1, 2 or 3 letters b) followed by 4 digits? 7M

**OR** 

6. Define Group, monoid, semigroups and subgroups with examples.

14M

7M

6M

**UNIT-IV** 

7. Solve the recurrence relation  $a_n = a_{n-1} + f(n)$ , n 1 by substitution. 14M

**OR** 

- Determine the coefficient x<sup>5</sup> in (1-2x)-7 8. a)
  - 7M
  - Find the sequence generated by the following function.  $(3+x)^3$ 7M b)

UNIT-V

- What is Hamiltonian graph? Explain with an example. 7M 9. a)
  - Explain DFS with example. b) 7M

**OR** 

- Define a graph and explain various representations of graph with examples. 10M 10. a)
  - Define Planner graph with examples. 4M b)

Hall Ticket Number :							
Code: 19A531T					!	R-19	

II B.Tech. I Semester Supplementary Examinations June 2024

Database Management Systems (Computer Science and Engineering) Max. Marks: 70 Time: 3 Hours Answer any five full questions by choosing one question from each unit (5x14 = 70 Marks)UNIT-I a) What are five main functions of a database management administrator? 1. 7M b) What are the advantages of DBMS? Explain. 7M OR a) Write about instances and schemas. 2. 4M b) Explain about types of database languages with syntax and example? 10M UNIT-II a) Explain the distinctions among the terms primary key, candidate key, and super key. 7M 3. What is an E-R model? Explain with suitable examples, entity, entity sets, and attributes. 7M a) With examples, explain enforcing integrity constraint. 4. 7M b) What are integrity constraints? Define the terms primary key constraint and foreign key 7M constraint. How are these constraints expressed in SQL? a) Briefly discuss about SQL join operators with examples. 5. 7M b) Briefly discuss about data manipulation commands in SQL 7M OR 6. a) What are views? Discuss the problems encountered in modifying database through views. 7M b) What are Sub Queries how they are implemented in SQL? 7M **UNIT-IV** a) Define normalization. Explain second normal form with a suitable example. 7. 7M b) List out the problems related to Decomposition? 7M OR Suppose you are given a relation R=(A,B,C,D,E) with the following 8. functional dependencies: BD E, A C Show that the decomposition into R1=(A,B,C) and R2=(D,E) is lossy. 7M b) Define functional dependencies. How are primary keys related to FDs? 7M UNIT-V a) Explain how data organized in Indexed Sequential Access Method? 9. 7M b) Explain Transaction Support in SQL. 7M OR 10. a) Discuss briefly about the dynamic index structure with one example? 7M b) Discuss about lock-based concurrency control. 7M

	40, will be treated as malpra
ank pages.	, will be tre
maining bi	j. 32+8=40
e on the re	s written eg
al cross IIne	r equations
w alagona	tor and/or
soriiy arav	to evalua
s. compui	n, appeal
mpieting your answers. Compuisonly draw diagonal cross line on the remaining blank pa	evealing of identification, appeal to evaluator and/or equations written eg. 32+8=40, will b
On completing	Any r
ant Note: T.	2

Tiali Ticket Number .						<b>-</b>
Hall Ticket Number:						

Code: 19A533T

II B.Tech. I Semester Supplementary Examinations June 2024

			Il B.Tech. I Semester Supplementary Examinations June 20	24					
			Digital Logic Design and Computer Organization						
		۸ ۸ ۵	(Computer Science and Engineering)		louro				
	Max. Marks: 70 Time: 3 Hours Answer any five full questions by choosing one question from each unit (5x14 = 70 Marks)								
		/ \l i.	******	7010	idiks j				
<u> </u>				Marks	CO	BL			
2			UNIT-I						
3	1.	a)	What is the possible range of integers which we can store in a 16-bit register						
3			in both sign-magnitude and 2s complement representations?	7M	CO1	L2			
2		b)	While doing computer addition and subtraction how overflow or underflow is						
			detected. Represent all the possible situations in both addition and subtraction with an appropriate truth table?	7M	CO1	L2			
, }			OR						
i -	2.	a)	Convert the hex decimal number F3A7C to binary and octal number system?	7M	CO1	L2			
1		b)	Elaborate on the basic functional units of a computer system?	7M	CO1	L2			
) -			UNIT-II						
	3.	a)	Draw circuit for parallel register transfer using Flip-flops?	7M	CO2	L6			
<u>2</u>		b)	What are universal gates? Why they are called universal gates? Prove that						
5		,	they are universal along with supporting diagrams and Boolean theorems?	7M	CO2	L2			
5			OR						
5	4.	a)	Explain about digital logic gates with truth tables and graphics symbols?	7M	CO2	L2			
3		b)	Implement a full adder circuit using NOR gates; implement a full adder using						
3			8x1 multiplexers. Explain both the circuits and compare their efficiency?	7M	CO2	L2			
3			UNIT-III						
2	5.	a)	Explain Register Addressing Mode with an example?	7M	CO3	L2			
2		b)	What is the binary code of the number 6.25 and how it is stored as a single-	71.4	000				
2			precision float number in current-day computers?  OR	7M	CO3	L2			
5	6	a)	Elaborate the instruction cycle with a neat flow chart?	9M	CO3	L2			
	Ο.	b)	Differentiate between big-endian and little-endian assignments?	5M	CO3	L2			
2		D)	UNIT-IV	Olvi	000				
D	7	a)	Explain the mechanism of data transfer between main memory and secondary						
3	٠.	u)	memory?	7M	CO4	L2			
2		b)	How does a processor execute a register transfer instruction? Consider a						
<u> </u>		,	single bus organization of the data path inside a processor?	7M	CO4	L3			
<u>.</u>			OR						
	8.	a)	Define Memory? A neat diagram explaining memory hierarchy and the need		004				
			for cache memory?	7M	CO4	L2			
		b)	Elaborate about the micro instruction-sequencing organization?	7M	CO4	L2			
	_		UNIT-V						
	9.		Compare three different nodes of I/O transfer: Programmed I/O, Interrupt initiated I/O, and DMA?	1 1 1 1 1	COF	1 4			
			initiated I/O, and DMA?  OR	14M	CO5	L4			
1	0.	a)	What is Interrupt? How interrupts are commonly handled? Explain?	7M	CO5	L1			
•		,	and the second s						

b) How program-controlled I/O is performed using polling? Explain?

\*\*\*

CO5

L3