L	_	R-15	
	Coc	le: 5G152	1
		III B.Tech. I Semester Supplementary Examinations October 2020	
		Computer Networks (Common to CSE & IT)	
	Mc	ax. Marks: 70 Time: 3 Hours	
	-	Answer all five units by choosing one question from each unit ($5 \times 14 = 70$ Marks)	
		UNIT–I	
۱.	a)	Illustrate the functionality of various layers present in OSI model with a neat sketch.	10N
	b)	List any two reasons for layered protocols and what is one possible disadvantage for Layered protocols?	4N
		OR	
2.	a)	Briefly explain the following	
		i).Twisted pair cable. ii). Co-Axial cable iii). Fiber optic cable	8N
	b)	Explain the Structure of Telephone networks.	6N
		UNIT-II	
3.	a)	Write short notes on different Framing methods in Data Link Layer.	8N
	b)	Explain about Stop and Wait protocol.	6N
		OR	
1.	a)	Discuss about the Wireless LAN MAC protocols.	8N
	b)	Draw and Explain IEEE 802.11 data frame format.	6N
		UNIT-III	
5.	a)	Describe the major differences between the ECN method and the RED method of congestive avoidance.	5N
	b)	Explain in detail about the Link State Routing Algorithm with an example	9N
		OR	
5.	a)	What is a Routing protocol? List and explain the principles of routing	9N
	b)	Convert the IP address whose hexadecimal representation is C22F1582 to dotted decimal	
		notation.	5N
-		UNIT-IV	
7.		Explain the following transport layer protocols.	
		a) Simple protocolb) Stop and wait protocolc) Go-Back-N protocold) Selective Repeat Protocol	1 4 1
		OR	14N
3.	a)	Draw TCP header format. Write the significance of the components in TCP header format	9M
<i>.</i>	a) b)	Discuss the advantages and disadvantages of Delay Tolerant Networks	5N
	0)	UNIT-V	510
).		Explain about Domain Name System and its advantages.	14M
		OR	
).	a)	Write short notes on Real time conferencing.	7N
	b)	Write short notes on Content Delivery Networks.	7N

		Ticket Number : R-15	
Ċ	200	e: 5G356 III B.Tech. I Semester Supplementary Examinations October 2020	_
		Micro Processors and Interfacing	
		(Common to CSE & IT)	
		x. Marks: 70 Answer all five units by choosing one question from each unit (5 x 14 = 70 Marks)	
		UNIT–I	
1.	a)	Discuss the functions of BIU & EU in 8086.	9N
	b)	List out features of 8086 microprocessor.	5N
		OR	_
2.	a)	Describe the flag register of 8086.	7N
	b)	Discuss how physical address is generated in 8086?	7N
3.	2)	UNIT–II Draw the basic structure of SRAM and DRAM cells	5N
J.	a) b)	Construct an interface of two 4K X 8 EPROMS & two 4K X 8 RAM chips with	510
	5)	8086.Select suitable memory map.	9M
		OR	
ŀ.	a)	Explain the interfacing diagram of ADC with 8255.	7N
	b)	Explain how a stepper motor is interfaced to 8086.	7N
		UNIT–III	
5.	a)	Draw the architecture of 8257.Explain about it.	7N
	b)	What are the differences between Programmed I/O and Interrupt driven I/O.	7N
~	-)	OR	71
j.	a) b)	Explain the interrupt response of 8259. Draw the interrupt vector table.	7N 7N
	D)	UNIT-IV	7 10
7.	a)	Name serial communication standards and draw TTL to RS232 and RS232 to TTL	
		conversion.	7N
	b)	Explain 8251 USART architecture.	7N
		OR	
3.	a)	Explain different modes of operation of 8253/54.	7N
	b)	Differentiate between Asynchronous and Synchronous data transfer schemes.	7N
	、	UNIT-V	
).	a)	What are the difference between logical address, linear address and physical address?	8M
	b)	Explain the salient features of 80386.	6N
	5)	OR	010
).	a)	Explain descriptor tables of 80286 and 80386 processor	7N
	b)	What do you mean by paging? What are its advantage and disadvantage?	7N
	•	***	

	Cod	le: 5G455	
		III B.Tech. I Semester Supplementary Examinations October 2020	
		Software Testing Methodologies	
		(Information Technology)	
	MC	Time: 3 Hours Answer all five units by choosing one question from each unit (5 x 14 = 70 Marks)	

		UNIT–I	
	a)	Explain Purpose of testing	7M
	b)	Briefly define how to model for testing	7M
		OR	
2.	a)	Explain various consequences of bugs	7M
	b)	Explain taxonomy of bugs	7M
		UNIT-II	
3.		What is meant by statement coverage(C1) and branch coverage(C2), explain with an example how to select enough paths to achieve (c1+c2)	14M
		OR	1-111
ŀ.		Write short notes on	
		a) Predicate and path Predicate	
		b) Path instrumentation	14M
5.		Discuss about transaction flow testing techniques	14M
		OR	
`		What are the different properties of nice domain, why these properties are important in	
ð.		domain testing explain them	14M
5.		domain testing explain them	14M
δ.			14M
ò. 7.	a)	UNIT-IV Explain Path products	
	a) b)	UNIT-IV	7M
	,	UNIT-IV Explain Path products	7M
	,	UNIT–IV Explain Path products Explain path expression	7M 7M
7.	,	UNIT–IV Explain Path products Explain path expression OR	7M 7M
7.	,	UNIT–IV Explain Path products Explain path expression OR	7M 7M
7.	,	UNIT-IV Explain Path products Explain path expression OR What are regular expressions and define various types in it	7M 7M 14M
7 .	b)	UNIT-IV Explain Path products Explain path expression OR What are regular expressions and define various types in it UNIT-V Differentiate between good state graph and bad graph state graph Explain the purpose of state testing	7M 7M 14M 7M
7 .	b) a)	UNIT-IV Explain Path products Explain path expression OR What are regular expressions and define various types in it UNIT-V Differentiate between good state graph and bad graph state graph	14M 7M 7M 14M 7M 7M