Н	all Ticket Number :		
C	ode: 20A45DT	R-20	
•	III B.Tech. I Semester Supplementary Examinations June 20	024	
	Pulse and Digital Circuits		
	(Electronics and Communication Engineering)		
M	ax. Marks: 70 *******	ime: 3 H	ours
No	te: 1. Question Paper consists of two parts (Part-A and Part-B) 2. In Part-A, each question carries Two marks. 3. Answer ALL the questions in Part-A and Part-B PART-A		
	(Compulsory question) 1. Answer all the following short answer questions (5 X 2 = 10M)	CO BL	
	a) Define the term rise time and write its expression.	1 1	
	b) What is meant by clipper and list out the various types?	1 1	
	c) Define the types of states in multi vibrators.	2 1	
	d) Briefly discuss about the Commutating Capacitors?	2 1	
	e) Differentiate between logic gates and sampling gates	4 4	
	PART-B		
	Answer <i>five</i> questions by choosing one question from each unit ($5 \times 12 = 60$	Marks)	
		Marks	CO
	UNIT-I		
a	·	CN4	4
h.	input. Also, derive the expression of percentage tilt	6M	1
b		6M	1
_,	OR	CN4	4
a)		6M	1
b)		6M	1
_ ,	UNIT-II		
a	Draw the circuit diagram for positive clamper circuit and explain its principle of operation.	6M	2
b'		OW	_
	How can the clipping level shifted to reference voltage? Explain?	6M	2
	OR		
a	Explain the working of transistor clipper.	5M	2
b		7M	2
	UNIT-III		
a		6M	2
	•		

OR

Design and explain the operation of Schmitt trigger circuit and derive the

derive an expression for pulse width.

circuit, and draw the necessary waveforms.

expressions for UTP and LTP

7.

							UNIT	-IV					
8.	a)	Explain 1	the	working	of	transistor	based	Bootstrap	time	base	generator		

6M

12M

6M

2

2

3

2

6

1

Code: 20A45DT

	b)	Draw and clearly indicate the restoration time and flyback time on the typical waveform of a time base voltage.	6M	3	2	
		OR				
9.	a)	Explain the working principle of UJT sweep circuit.	6M	3	3	
	b)	Explain the working principle of Boot-strap –time base generator.	6M	3	1	
		UNIT-V				
10.	a)	What is sampling Gate? And explain the basic operating principle of				
		gates?	6M	4	2	
	b)	Explain the operation of unidirectional diode gate	6M	4	2	
		OR				
11.	a)	Classify the different logic systems and explain in detail	6M	4	2	
	b)	Design and verify the truth table of two input DTL NAND gate with the				
		circuit diagram	6M	4	6	
*** End ***						

	Hal	Il Ticket Number :			7
	Con	de: 20A451T	R-2	20	
		III B.Tech. I Semester Supplementary Examinations June VLSI Design	2024		
		(Electronics and Communication Engineering)	- •	0.1.1	
	Max	x. Marks: 70 ******	Time:	3 HOUI	rs
-	Note	2: 1. Question Paper consists of two parts (Part-A and Part-B) 2. In Part-A, each question carries Two marks . 3. Answer ALL the questions in Part-A and Part-B PART-A (Compulsory question)			
1. /	Ansv	ver all the following short answer questions (5 X 2 = 10M)		СО	BL
		t the basic process for IC fabrication		1	4
b)		ention the different NOS Layers and draw their layout encodings		2	1
c)	Giv	ve the name of different alternative gate circuits		3	1
d)	Dra	aw the basic structure of a dynamic CMOS gate?		4	1
e)	Wh	nat is the need for Testing?		5	1
		PART-B	<0.34 I	`	
		Answer <i>five</i> questions by choosing one question from each unit ($5 \times 12 =$	60 Mari Marks		BL
		UNIT-I	IVIAINS	CO	DL
2.	a)	List out the steps involved in the VLSI Design Flow and explain	12M	1	1
۷.	b)	Draw and explain the operation of BICMOS inverter circuit	2M	1	2
	υ,	OR	2111	•	_
3.	a)	Derive the Ids – Vds relationship of MOS transistor in non-saturated and saturated region	6M	2	6
	b)	With neat sketches explain PMOS fabrication	6M	2	2
	,	UNIT-II			
4.	a)	Derive the expression for resistance estimation in VLSI circuits.	6M	2	3
	b)	Write short notes on driving large capacitive loads.	6M	2	2
	,	OR			
5.	a)	Explain the 2µm CMOS design rules for contacts and transistors.	6M	2	2
	b)	Briefly discuss about scaling of MOS circuits and its limitations	6M	2	4
		UNIT-III			
6.	a)	Explain different switch logic used for designing of VLSI circuits?	6M	4	2
	b)	Derive an expression for sheet resistance (Rs) and apply the concept for			
		calculation of sheet resistance for CMOS inverter.	6M	4	6
		OR			
7.	a)	Write short notes on sheet Resistance and Wiring capacitances	6M	4	1
	b)	Calculate inverter resistance for nMOS with Zpu=8 for pull up transistor			
		and Zpd=1for pull down transistor and for CMOS Zpu=1 for pull up transistor and Zpd=1 for pull down transistor.	6M	4	3
		UNIT-IV	OIVI	7	3
8.	a)	Describe the nature of a parity generator and explain its structured			
J.	u,	design approach.	6M	4	2
	b)	Explain in detail about design flow of FPGA.	6M	4	

Code: 20A451T

			Code. ZuA	4311	
		OR			
9.	a)	Give the subsystem design considerations of a four-bit adder	6M	4	4
	b)	Explain step-by-step subsystem design approach. Consider an example.	6M	4	2
		UNIT-V			
10.	a)	Explain the concept of design verification and design capture tools used in VHDL synthesis.	9M	5	2
	b)	Discuss about the Layout design for improved testability?	3M	5	2
		OR			
11.	a)	What is testing? What is the role of testing in VLSI Design?	5M	5	1
	b)	Describe briefly about chip level test techniques	7M	5	3

*** End ***

Hall Ticket Number :															
Code: 20A452T			<u> </u>							1		R-20			
III B.Tech. I	Semeste	er Su	pple	eme	ntai	у Ех	kami	nati	ons	Jun	e 20	024			
		C	onti	rol S	Syst	ems	5								
(E Max. Marks: 70	lectronic:	s and	d Co	mm	unic	atio	n En	gine	erin	g)	7	īme: 3 H	ر به لا	rc	
Max. Marks. 70			*	****	****						'	IIII C. 3 I	100	13	
Note: 1. Question Pape			•				nd P a	art-E	B)						
2. In Part-A, eac3. Answer ALL	_						-B								
• • • • • • • • • • • • • • • • • • • •	4			PAR'			_								
		(C	ompu	ılsor	y quo	estio	n)								
1. Answer <i>all</i> the fol	lowing s	hort	ans	wer	que	estio	n (5	X 2	=10	OM))	CC)	BL	
a) Define open loop	and clo	sed	loop	COI	ntrol	sys	tem	by (givir	ng si	uital	ble			
examples.												CO	1	L1	
b) Define Peak over	er shoot											CO	2	L3	
c) Explain about pl	nase ma	rgin	and	gai	n ma	argir	1					CO	3	L2	
d) What are M and	N circle	s?										CO	4	L2	
e) Define State Tra	Insition N	/latri	X									CO	5	L1	
			-	PAR					• .	, -	40	00.14			
Answer <i>five</i> questio	ns by cho	osin	g one	e qu	estic	n tro	om e	ach (unit	(5 X	12 =	= 60 Mar ı Marks	-		BL
			l	JNI ⁻	Г—І							IVIAINS	C	,	DL
a) Classify various	tvpes o	f co				าร						4M	CC	11	L1
b) Find the transfe	• •			•			oh a	iver	n be	low	bv			•	
using mason's g			_			3 -1	. 3				- ,				
		_	+-H.						8.						
R(s)	a /	G.	G.	1	3,	G.		1	8						
0 0	3	7) 5	* 8	÷	17		8						
	/	H	/		9	H ,									
w far	G						. ,					8M	CC)1	L3
				OI	R										
Derive an expre	ssion fo	r the	e trai	nsfe	er fu	ncti	on c	f ar	arr	natu	ıre				
controlled DC s	ervo mo	tor										12M	CC)1	L3
			U	ΙΝΙΤ	Γ – ΙΙ										
Determine the s	stability o	of the	e sy	ster	n w	hose	e ch	arad	cter	istic					
equation is $3s^4$	$+10s^3+5$	$5s^2 +$	-5 <i>s</i> +	⊦2=	= 0,	usin	ıg R	outh	n sta	abilit	ty				
criterion.												12M	CC	2	L5

OR

2.

3.

4.

Code: 20A452T

5. By means of RH criterion determine the stability of the system represented by the characteristic equation

$$S^4 + 2S^3 + 8S^2 + 4S + 3 = 0$$

12M CO2

L3

L2

L2

UNIT-III

6. a) Discuss the advantages of the Bode plot technique.

b) Distinguish between gain margin and phase margin

- 6M _{CO3}

7. A certain system transfer function is

$$G(s)H(s) = \frac{75(1+0.2s)}{s(s^2+16s+100)}$$

using Bode plots, find gain margin and phase margin. Comment on stability.

12M CO₃

UNIT-IV

Explain the different steps to be followed for the design of 8. lead-lag compensator using Bode plot.

12M CO4

L2

L3

L2

L3

OR

9. a) Distinguish the P,D and I controllers

6M co1

b) Determine the transfer function lag compensator

6M CO2 L3

UNIT-V

- 10. a) Discuss about the properties of the state transition matrix
- 4M _{CO1}

b) Find the state transition matrix for

$$\dot{X} = \begin{bmatrix} -2 & 1 & 0 \\ 0 & -2 & 1 \\ 0 & 0 & -2 \end{bmatrix} x.$$

8M _{CO3}

L3

OR

11. Develop the state vector x(t) for the state model

$$\begin{bmatrix} \dot{x}_1 \\ \dot{x}_2 \end{bmatrix} = \begin{bmatrix} -12 & 2/3 \\ -36 & -1 \end{bmatrix} \begin{bmatrix} x_1 \\ x_2 \end{bmatrix} + \begin{bmatrix} 1/3 \\ 1 \end{bmatrix} u;$$

And the initial conditions are $X_1(0)=2$, $X_2(0)=1$

12M _{CO3}

L3

	-oc	le: 20A25FT III B.Tech. I Semester Supplementary Examinations June 20)24		
٨		in b. roch. rochiester depplementary Examinations some 20			
٨		Electric Vehicles	,		
٨		(Electronics and Communication Engineering)			
•	Иaх	k. Marks: 70	ime: 3 H	lours	
N	dot:	e: 1. Question Paper consists of two parts (Part-A and Part-B)			
•	•010	2. In Part-A, each question carries Two marks.			
		3. Answer ALL the questions in Part-A and Part-B			
		PART-A			
		(Compulsory question)			
		swer all the following short answer questions $(5 \times 2 = 10M)$	C		
	,	What is the need and importance of electric vehicle?	CC		
		Mention the importance of electric vehicles. Define fuel cells.	CC		
	,	What are the main components of an EV battery?	CC		
		List any four application of the fuel cells?	CC		
•	, <u> </u>	PART-B		,	-
	Ar	nswer <i>five</i> questions by choosing one question from each unit (5 x 12 =	60 Mar	ks)	
			Marks	CO	В
		UNIT-I			
	a)	Explain about the history of hybrid and electric vehicles?	6M	CO1	L
	b)	Explain historical de of automobile and development of interest and activity in the EV from 1890 to present day.	6M	CO1	L
		OR	Olvi	COT	_
	a)	Explain electric vehicle & its components.	6M	CO1	L
	b)	Explain the components of HEV and its types.	6M	CO1	L
		UNIT-II			
	a)	Which are the resistive forces that retard the motion of a four wheel vehicle? Show with a diagram.	6M	CO2	L
	b)	What is Battery Management System? Explain its function	6M	CO2	L
	,	OR			
	a)	Why Balancing Of cell is required in a Battery? Explain active cell balancing			
	h)	method.	6M	CO2	L
	b)	Discuss about fuel cell characteristics and types? UNIT-III	6M	CO2	L
		Explain with a neat sketch the working principle of Li-ion battery used in EV	12M	CO3	L
		OR			
	a)	Explain the working of DC-DC converter with neat diagram	6M	CO3	L
	b)	Explain the working of DC-AC converter with neat diagram	6M	CO3	L
	-\	UNIT-IV	CN 4	004	
	a) b)	What are different modes of Charging batteries?	ЮIVI	CO4	L
	b)	Draw and explain the block diagram of switched reluctance motor drive system.	6M	CO4	L
		OR			
		Explain with a neat block diagram the torque control of BLDC motor	12M	CO4	L
	2)	UNIT-V Explain the difference between ultra capacitor and battery as an energy			
	a)	Explain the difference between ultra-capacitor and battery as an energy storage device for EV.	6M	CO5	L
	b)	What are the different battery parameters? Explain each briefly.	6M	CO5	L
	υ,				
	υ,	OR			
	a) b)	OR Explain rolling resistance and aerodynamic drag in vehicles. Draw a general lay out of a EV and discuss the transmission characteristics.	6M 6M	CO5	L

	Ha	Il Ticket Number :			
L	Coc	de: 20A453T	R-20		
		III B.Tech. I Semester Supplementary Examinations June 20	24		
		Microprocessors and Interfacing			
	Ma	(Electronics and Communication Engineering) x. Marks: 70	me: 3 H	Hours	
	7710	******	1110.01	10013	
	Note	2: 1. Question Paper consists of two parts (Part-A and Part-B) 2. In Part-A, each question carries Two marks . 3. Answer ALL the questions in Part-A and Part-B PART-A			
4	Δ	(Compulsory question)		00	DI
		wer all the following short answer questions $(5 \times 2 = 10 \text{M})$			BL
		cplain the functions of sign flag.		1	2
-		fferentiate near jump and far jump in 8086?		2	4
		st the modes of operation in 8255.		3	1
		hat is fully nested priority mode in 8059A?		4	1
e)) Dr	aw the pin diagram of USART (8251)?		5	1
		$\frac{PART-B}{Answer five \text{ questions by choosing one question from each unit } (5 \times 12 = 60)$	Marks))	
			Marks	CO	BL
_		UNIT-I			
2.		Draw the architecture of 8086 microprocessor and explain the function of each unit in detail.	1011		
		OR	12M	1	L2
3.		What is addressing mode? Explain the following addressing			
J.		modes of 8086 with suitable examples: (i) Register addressing, (ii) Based indexed addressing, (iii) Indirect addressing. UNIT-II	12M	1	L2
4.		Draw internal architecture of 8257 DMA controller and explain its programming features. OR	12M	2	2
5.		Interface 16KX8 RAM and 16KX8 ROM to 8086. Give			
J.		suitable scheme for address mapping.	12M	2	6
		UNIT-III			
6.	a)	Explain Control word register of 8255. Write CWR for Port A as input, Port B as output and PC upper as input port, PC			
		lower as output port.	6M	3	
	b)	With the help of block diagram, explain the PPI chip. OR	6M	3	2
7.	a)	Explain the different operational modes of 8255?	6M	3	2
	b)	Explain how Stepper Motor controller can be connected to Microprocessor?	6M	3	6

Code: 20A453T

UNIT-IV

	UNIT-IV			
8.	Explain the modes of operation of 8253 PIT with necessary			
	diagram	12M	4	L2
	OR			
9. a)	Discuss in brief about the architecture of 8259 PIC	6M	1	L1
b)	Distinguish between programmed I/O and Interrupt driven I/O.	6M	4	L4
	UNIT-V			
10.	With the help of diagrams, explain the 8251 USART			
	architecture and interfacing	12M	1	L2
	OR			
11. a)	With the help of neat diagram explain the bus structure of			
	IEEE 488	6M	5	2
b)	Why are the two ground pins on an RS-232C connector not			
	just jumper together? Explain?	6M	5	4
	*** End ***			