Hall Tic	ket Number :												R11
Code: 1G48C IV B.Tech. II Semester Advanced Supplementary Examinations June 2016													
Database Management Systems													
(Electronics & Communication Engineering) Max. Marks: 70 Time: 3 Hours Answer any five questions										3 Hours			
All Questions carry equal marks (14 Marks each)													
1. a)	What is a data	model?	Expla	ain in	deta	il abo	out v	ariou	is da	ta m	odels.		7M
b)	Discuss in deta	ail about	vario	us co	oncep	ots u	sed i	n ER	-mo	del.			7M
2. a)	Discuss about v	various	integr	ity co	onstra	aints	used	d for	data	base	syste	em.	6M
b)	Explain any fou	ur relatio	onal al	gebr	aic o	pera	tions	with	suita	able	exam	ples	8M
3. a)	Differentiate be	etween i	ndepe	endei	nt an	d cor	relat	ed n	ested	d que	eries.		7M
b)	What is a grou with appropriate	•		ist a	nd e	xplaii	n hov	w to	use	grou	p fun	ctions in S	SQL 7M
4. a)	Explain insertio	on, delet	ion ar	nd m	odific	atior	n ano	mali	es w	ith su	uitable	example	s. 7M
b)	Describe the c examples	concept	of M	ulti-v	alueo	d dep	bend	ency	anc	l Joi	n-dep	endency	with 7M
5. a)	Why the concu	rrency o	ontro	l is n	eede	d? E	xplai	n it.					7M
b)	What is meant	by Sche	edule?	? Exp	olain	differ	ent t	ypes	of tr	ansa	ction	schedules	s. 7M
6. a)	Explain the conc	ept of lo	cking ı	mech	anisn	n that	is us	ed to	prov	ide c	oncuri	ency contr	ol. 7M
b)	Describe how the	he dead	llocks	are	hand	led v	vith a	i suit	able	exar	nple.		7M
7. a)	Discuss in deta	ail about	cluste	er an	d Mu	ıltilev	el ind	dexe	s.				6M
b)	Explain in detai	il about	exterr	hal h	ashir	ng teo	chniq	ues.					8M
8. a)	Explain the terr	ns seek	time,	rota	tiona	l dela	ay, a	nd tra	ansfe	er tim	ie.		9M
b)	Explain about d	disk spa	ce ma	anage	emer	nt.							5M

## Code: 1G383

IV B.Tech. II Semester Advanced Supplementary Examinations June 2016

## DSP Processors and Architectures

(Electronics & Communication Engineering)

Max. Marks: 70

Time: 3 Hours

Answer any five questions

All Questions carry equal marks (14 Marks each)

1.	a)	Explain the difference between a MAC instruction and MAC with data shift instruction. When the latter instruction is preferred.					
	b)	Distinguish between the synchronous and asynchronous mode of operation of serial ports.	7M				
2.	a)	Show that the dynamic range of a signal increases by 6dB for each additional bit used to represent its value.	7M				
	b)	Compute the dynamic range and percentage resolution of a signal that uses 32-point floating -point format with 24bits for the mantissa and 8 bits for the exponent.	7M				
3.	a)	What distinguishes a digital signal processor from a general-purpose micro- processor with regard to basic capabilities?	7M				
	b)	Suggest the memory architecture required for a DSP device to implement autocorrelation of a segment of N samples.	7M				
4.	a)	Explain the difference between the internal and external modes of clocking TMS320C54XX processors. How do you vary the clock frequency in each case?					
	b)	Write a TMS320C54xx program to compute the equation y=mx+c. Assume that 'x' and 'c' are stored in the data memory and 'm' in the program memory. The result should be stored in the data memory.					
5.	a)	<ul> <li>Represent each of the following as 16-bit numbers in the desired Q-notation</li> <li>i. 0.3125 as a Q15 number</li> <li>ii0.3125 as a Q15 number</li> </ul>					
		iii. 3.125 as a Q7 number	14M				
6.		Develop a TMS320C54xx subroutine to multiply two 3 x 3 matrices	14M				
7.	a)	Design a circuit to interface a 4K x 16 and 2K x 16 memory chip to realize program memory space for the TMS320C54xx processor in the address ranges 03FFFFh-03F000h and 05F800h-05FFFFh respectively					
	b)	What are the various classifications of interrupts for the TMS320C5416 processors	7M				
8.		Explain the functional block diagram of Xilinx XC4000E family CLB with neat diagram					
		***					