Hall Ti	icket Number :	R14								
Code	: <b>4</b> PC313									
M.Tech. I Semester Regular & Supplementary Examinations January 2017 <b>Digital IC Design</b> ( Common to Embedded Systems and VLSISD )										
Max. Marks: 60 Time: 3 Hours Answer all five units by choosing one question from each unit ( $5 \times 12 = 60$ Marks)										
	UNIT–I									
1	Evaluating the robustness of the CMOS Inverter and analyze its Static behavior.	12M								
2	OR What is the Power, Energy and Energy-Delay of CMOS Inverter?	12M								
	UNIT–II									
3	Explain Static CMOS designing of combinational logic gates. OR	12M								
4	Explain the pipelining technique for optimization of sequential circuits.	12M								
5	UNIT-III What is the impact of Technology scaling on CMOS Inverter metrics? OR	12M								
6	Explain the low power design techniques of voltage scaling, switching activity and reduced capacitance in CMOS circuit.	12M								
	UNIT–IV									
7	What is the basic need of design rules? Explain CMOS design rules. OR	12M								
8	Explain the effects of sheet resistances and various capacitances on CMOS designs.	12M								
	UNIT-V									
9	Design a modified Booth's multiplier.	12M								
	OR									
10	Explain the power dissipation occurred in CMOS memories. ***	12M								

Hall T	icket Number :											R	14
Code: 4PB311													
M.Tech. I Semester Regular & Supplementary Examinations January 2017											17		
Embedded System Concepts													
( Common to DECS, Embedded Systems, VLSISD ) Max. Marks: 60 Time: 3 Hours													
Answer all five units by choosing one question from each unit (5 x 12 = 60 Marks)											; )		
				UN	IIT–I								
1. a)		•	ded syst	em?	with	a sui	table	e exa	mpl	e, Exp	lain soft	and ha	
b)	embedded systems											8M 4M	
0)	<ul> <li>b) What are the challenges in design of an Embedded system?</li> <li>OR</li> </ul>												-101
2. a)	With a suitable	e diagrams	,Explain	arch			of kei	nel					6M
b)	What you mea	an by Syste	em-on-C	hip(S	SoC)?	' Ho	<i>n</i> wil	l the	def	inition	of an e	mbedd	ed
	system change	e with a So	C?										6M
					IT–II								
3. a)								•					6M
b)	What are the designing emb	-		into	acco	unt 1	or t	ne s	elec	tion of	a proc	essor 1	for 6M
					OF	ł							em
4. a)	Describe the re	ole of RAM	l in embe	edde	d sys	tems	s?						6M
b)	What is the ne	cessity of [	DMA? Ex	kplaii	n ope	eratio	n of	it.					6M
				UN	IT–III								
5. a)	Explain archit	ecture of IE	EEE -488	3 bus	5								8M
b)	Difference be	tween OS a	and RTC	S?									4M
					OF	ł							
6. a)	Explain Round					sche	dulir	ng al	gorit	hms			8M
b)	Explain archite	ecture of R	S-232 S	erial	bus								4M
				UN	IT–IV	'							
7. a)		-			-		-				dded sy	stem.	8M
b)	What are the	issues in th	ne desigr	n of a			ded	syste	em?				4M
0	Evoloin coffue		d wara t	مام	OF for d			Г.	mha		votom		1014
8.	Explain softwa	ire and har	u ware t				1012		ean	aaeas	system.		12M
0					IT–V								4014
9.	Describe the d	lesign aspe	ects of s	mart									12M
10.	With a suitable	diagrame	exnlain	the r	<b>70</b> Jesia			of∆ı	Itom	atic C	hocolata	a vendi	na
10.	Machine	, alayiams,	, στριαπ		JUSIY	1133	000				nocolal		12M
				**	*								

_															
F	Iall T	icket Number :													R14
Co	Code: 4PC315														
М	M.Tech. I Semester Regular & Supplementary Examinations January 2017														
	FPGA Architectures and Applications														
м	( Common to VLSISD and Embedded Systems ) Max. Marks: 60 Time: 3 Hours														
	Answer all five units by choosing one question from each unit ( $5 \times 12 = 60$ Marks)														
	**************************************														
1.	$\sim$	What are the for	oturo	e of I			ם ר				ontic		mo of thoir	annl	ications
1.	a) b)														
	<ul> <li>b) With the help of sketches describe the Cypres FALSH 370 Device Technology.</li> <li>OR</li> </ul>														
2.	a)														
	⊆, b)														
	,	UNIT-II													
3.	a)														
	b)	Explain about R	outin	g Aro	chite	cture	of F	PGA	S.						
									OR						
4.	a)	Give the design	flow	and	Tech	nolo	gy m	appi	ng fo	r any	' ger	eral	FPGA.		
	b)	Draw and explai	n the	e sim	plifie	d blo	ock di	agra	m of	CLB	of a	gene	eralized FP	GA.	
								UNI	T–III						
5.	a)	With a neat sche	emat	ic, gi	ve th	e arc	chited	cture	of X	ylinx	4000	) FP(	GA.		
	b)	Explain the arch	itect	ure o	f AC	TEL'	s AC	CT-1,	2,3 a	nd th	neir S	Speed	d Performa	nce.	
									OR						
6.	a)	Compare Altera													
	b)	Explain about th	e AT	& T'	s – (	DRC	A (Op			Reco	nfigu	rable	Cell Array	)	
7	- )	Eventain about th	. <b>т</b> .	- D-					T–IV		4	k :-			
7.	,	Explain about th		•		•	• •								
	b)	Explain how rea	IIZali		Siai	e ma	CHIN		or us OR	пу г	ALI	5 001	ie.		
8.	a)	Explain the Basi	c Co	ncer	ots ar	nd Pr	oner			trinet	es fo	or Sta	te Machine	29	
0.	b)	Explain the impl		•			•								e.
	~)	_, p.eeb.						·	T–V			<b>,</b>			
9.	a)	Give an example	e and	lexp	lain f	or a	syste			of A	rchit	ectur	es Centere	d ard	ound non-
	,	registered PLDS		·			2		U						
	b)	Describe the use	e of A	\SMs	s in C	Dne -	- Hot	Des	ign.						
									OR						
10.	a)	Explain the Syst	em L	evel	Des	ign o	fap	aralle	el Co	ntrol	ler.				
	b)	Explain the Syst	em L	evel	Des	ign o			lot M	etho	d.				
							**	*							

Hall Ticket Number :   R14											
Code	Code: 4PB312										
M.Tech. I Semester Regular & Supplementary Examinations January 2017											
		Micro Controllers & Interfacing									
( Embedded Systems ) Max. Marks: 60 Time: 3 Hours											
Answer all five units by choosing one question from each unit ( $5 \times 12 = 60$ Marks)											
		*****									
		UNIT–I									
1.	a)	How microcontrollers differ from microprocessors	4M								
	b)	Explain the internal memory architecture of 8051	8M								
_		OR									
2.	a)	Explain different modes of timer.	6M								
	b)	Generate a square wave of 10KHZ square wave on P0.4 pin using timer.	6M								
3.	a)	<b>UNIT–II</b> Design the circuit to interface Array of LEDs one after another with delay.	6M								
0.	b)	Give the structure of Keyboard cum Display Controller (8279) interfacing.	6M								
	0)	ONE the structure of Reyboard cum Display Controller (0279) interfacing.	OW								
4.	a)	Discuss the Analog input interfacing.	6M								
	b)	Explain Prototype MCU based measuring instruments	6M								
	0)		0.01								
5.	a)	Explain the Motorola 68HC11 Architecture	8M								
	b)	List Analog to digital conversion features.	4M								
		OR									
6.	a)	Explain Interrupts in Motorola 68HC11	6M								
	b)	Discuss Output compare module with diagram	6M								
		UNIT–IV									
7.	a)	Discuss memory structure in PIC controllers	6M								
	b)	Explain Register file structure	6M								
		OR									
8.	a)	Discuss the structure of I/O ports.	8M								
	b)	List the functions serial peripheral interface	4M								
	,	UNIT-V									
9.	a)	List the advantages of RISC machines	4M								
	b)	Explain architecture of ARM controller with suitable sketch	8M								
40	-	OR									
10.	a) b)	List different registers visible in different states	6M								
	b)	Differentiate ARM and THUMB instruction set	6M								

Hall	Ticke	et Number :	14								
Code	: 4PI	B313	I								
M.Te	ch.	I Semester Regular & Supplementary Examinations January 201 <b>Real Time Operating Systems</b> ( Embedded Systems )	7								
Max. Marks: 60 Time: 3 Hours											
	Answer all five units by choosing one question from each unit ( $5 \times 12 = 60$ Marks)										
		******* UNIT–I									
1.	a)	Distinguish semaphore and mutex	6M								
	,		0101								
	<ul> <li>b) If the process time is stored as a signed 32-bit integer, and if the system counts 100 ticks per second, after how many days will the value overflow?</li> </ul>										
OR											
2.	a)	Demonstrate Pipes, Message Queues and shared memory with suitable example	8M								
	b)	Explain in detail various input/output file commands	4M								
-	,	UNIT–II									
3.	a)	What is meant by release times, deadlines, and timing constraints in real time systems?	6M								
	b)	Illustrate the reasons for requiring timing guarantees in real time systems.	6M								
		OR									
4.		Examine temporal parameters of real time work load in real time systems	12M								
		UNIT–III									
5.	a)	Demonstrate Clock-Driven approach with example	6M								
	b)	Explain Priority – Driven approach with example	6M								
		OR									
6.		Explain Off-line and On-line scheduling in detail	12M								
		UNIT–IV									
7.	a)	What are the various functionalities of operating system?	6M								
	b)	What are the capabilities of commercial operating system	6M								
		OR									
8.		What are the various hand held operating systems? Explain in detail with examples	12M								
		UNIT–V									
9.	a)	What are the various types of faults? Explain the temporal behavior and output behavior classification.	8M								
	b)	Explain fault and error containment in detail	4M								
		OR									
10.	a).	What is meant by sift out redundancy?	6M								
	b)	Explain software redundancy with example	6M								
		***									

												1			
Hall <sup>-</sup>	Ticke	et Number :													7
Code: 4PC311 R-14															
M.Tech. I Semester Regular & Supplementary Examinations January 2017												7			
VLSI Technology															
			mmo	n to	Emb	edd	led S	Syste	ms a	& VL	SISD			<b></b>	
Max. Marks: 60 Answer all five units by choosing one question from each unit ( 5 x 12 = 60 Marks )															
711200	eru		CHOU:	sing		40C		11101	11 60		UTIII		. – 00	MUIKS	
							UNI	T–I							
1.	a)	Explain how gr	m & go	ls are	e dep	end	on fa	brica	tion	para	mete	rs			6M
	b) Determine $Z_{PU}/Z_{PD}$ for an NMOS inverter Driven by another NMOS inverter										ter	6M			
OR															
2.	a)	Compare betw	veen C	MOS	S Tec	hnol	ogy a	and E	BiCM	OS 1	Fech	nology			6M
	b)	Explain about	the late	ch–u	o in (	СМО	S Ci	rcuits	6						6M
							UNI	<b>[1]</b>							
3.	a)	Draw and expl	ain the	stick	< diag	gram	of C	MOS	thre	e inp	out N	AND ga	ite		6M
	b)	Explain about	the De	esign	rules	s and	l Pro	cess	para	mete	ers				6M
							OF	R							
4.	a)	What are the v	vires a	nd via	as ar	nd ho	w to	cons	truct	ther	n?				6M
	b)	Explain about	layout	desig	gn too	ols									6M
							UNIT								
5.	a)	Design the sta	atic cor	nplei	nent	ary p	ullup	and	pull	dowi	n ne	twork for	or the	logic	
		expression (a-	+b)(c+	d)											6M
	b)	Explain about	the do	minc	logi	C									6M
							OF	2							
6.	a)	Explain the de	elay thr	ough	indu	ictive	e inte	rconi	nect						6M
	b)	Explain about	alterna	ite ga	ate Ci	ircuit	S								6M
							UNIT	-IV							
7.	a)	Explain about	switch	ed lo	gic ne	etwo	rks v	vith a	an ex	amp	le				6M
	b)	Explain about	power	optin	nizati	on									6M
							OF	R							
8.	a)	Explain the te				•	nd at	oseva	ability	y rel	ated	to co	mbina	tional	
		network testing	-		•										6M
	b)	Explain about	simula	tion v	with a	in ex	-		_						6M
							UNI			_	_				
9.	a)	What is one-ph			•			Ū	ystei	ms?	Com	pare the	em		6M
	b)	Explain about	design	valic	latior	n and		-							6M
							OF								
10.	a)	Explain system		•	•		• •	latfor	m ba	ased	desi	gn			6M
	b)	Explain about	off–chi	p Co	nnec										6M
						**	*								