Hall 1	icke	et Number :												R	14
Code	: 4P	B321										_			
M.Te	ech	. II Semest	er Regu			•			•	am	inati	ions	Aug/	Sep 20	16
			,			_	Tes		-	D)					
M	ПХ	Marks: 60	(	Con	imo	n io	E.3y	S & \	/ L313	וט			Time:	3 Hours	
		r all five unit	ts by cho	osin	g on	e qu	estic	n fro	om e	ach	unit				
					*		*****	**							
4	۵)	\\/ith a noot	. dia aram	01/10	امنہ ا	$\overline{}$	NIT-I	ا مامىر	ی ما	ont o	م من راما	oim	ulation	مم طائنیں	
1.	a)	With a neat example.	diagram	, exp	iaiii a	abou	ı galı	e ieve	ei ev	eni c	iiivei	1 51111	uiation	with an	08M
	b)	Discuss abo	out struct	ural r	node	ls.									04M
	,						OF	₹							
2.	a)	What is logi	ic simulat	ion?	Disc	uss a	about	type	s of	simu	latior	n with	n exam	ples.	08M
	b)	Discuss abo	out differe	ent le	vels	of m	odelii	ng di	gital	circu	its.				04M
						ſ	UNI	r_II							
3.	a)	Describe va	arious fau	ılt mo	dels	for c			nal c	eircui	ts wit	h exa	amnles		08M
O.	b)	Give a few							iiui c	ni oui		Ολι	ampioo	•	04M
	۷,		radic oii ii		. ۵۲	,ou	OF								0
4.		Discuss abo	out the fo	llowir	ng sta	ages	of fa	ult di	agno	sis.					
	(a) Fault detection (b) Fault Equivalence (c) Fault Location										12M				
							UNIT	r_III							
5.		With neces	ssarv dia	aram	s de	ر escri			ınctic	nal	testir	na of	fase	nuential	
O.		circuit with	•	-				10 10		, iai	100111	.g 0.	u 00	quoritiai	12M
							OF	₹							
6.		With an exa	ample and	d nec	essa	ry di	agrai	n dis	cuss	abo	ut sig	gnatu	re anal	lysis.	12M
							UNIT	-IV							
7.		Discuss abo	out board	leve	l and	syst	tem l	evel l	DFT	appli	catio	ns w	ith exa	mples.	12M
							OF	₹							
8.	a)	Discuss abo	out bound	dary s	scan	stan	dards	3							06M
	b)	Explain wit	h examp	les (i)	Con	trolla	ability	and	(ii) A	Absoi	babi	lity			06M
							UNI	Γ-V							
9.		Discuss abo	out the fo	llowir	ng te	sting	feat	ures	with	exan	nples	,			
		(a) ICT	(b) JTA	G											12M
							Ol	₹							
10.		Discuss abo			•										
		(a) CBIS	ST (b) BII	_BO (	(c) C		(d) C **	STP							12M

Hall Ticket Number :						R14

Code: 4PB322

M.Tech. II Semester Regular & Supplementary Examinations Aug/Sep 2016

# **Embedded software Design**

(Embedded Systems)

Max. Marks: 60 Time: 3 Hours Answer all five units by choosing one question from each unit ( $5 \times 12 = 60$ Marks)

# UNIT-I

1. a) With a neat sketch explain Pentium microprocessor organization? 6M

#### OR

2. a) Explain special features of super scalar architecture pertaining to Pentium processor 6M

b) Describe memory management unit in a Pentium processor

b) Discuss functions of special registers in a Pentium processor.

# UNIT-II

3. Explain selection process in an embedded system design.

### 12M

6M

6M

OR

4. Explain in detail about embedded design life cycle with an example.

### 12M

# **UNIT-III**

5. Write note on Basic tool set used in embedded system software design.

#### 12M

OR

6. Explain how interrupt mechanism works in embedded system. What is its significance? Discuss with one example

### 12M

# **UNIT-IV**

7. Discuss different functional tests used to test embedded software?

### 12M

#### OR

8. a) Explain terms Real time track and Hardware Break points.

6M

b) Explain the advantages and disadvantages of back ground debug mode.

6M

# **UNIT-V**

9. a) Discuss various kinds of buffers & explain the reasons for occurring over and under–run states

6M

b) Write note on Native compilers versus Cross- Compliers.

6M

### OR

10. Write note on

a) Buffer Exchange

4M

b) Porting Kernels

4M

c) Memory and performance Trade-offs

4M

\*\*\*

Hall <sup>-</sup>	Γicke	et Number :												R	14
Code: M.Te		II Semestei	Hard	war	e So	oftw	are	Co	-De	sigr	1		ug/Se	ep 201	6
Max. Aı	_	-	commoi s by cho		, one	e que	estion						_	e: 3 Ho larks )	urs
1.	a)	Describe the			desig	$\overline{}$		lre re	quire	ed for	hard	dware	archite	ectures	6M
	b)	•									6M				
2.	a)	How hardware software partitioning algorithms for co-synthesis applications										6M			
	b)	Explain briefly, Co-synthesis algorithm which is used for different Models of Software Partitioning  UNIT-II								6M					
3.	a)	How prototy in hardware	-				reac	h the	goa	l of 'F	First-	Time-	Right-	Silicon'	6M
	b)	What are the and architec							h inf	luend	ce or	n desi	gn obje	ectives	6M
							OR								
4.		Compare Ai systems in c				rchit		es fo	•					ninated	12M
5.		Discuss the embedded p	•						oftwa	are d	deve	lopme	ent ne	eds of	12M
6.	a)	List out the embedded p	O					ed s	oftwa	are o	deve	lopme	ent ne	eds of	6M
	b)	Discuss about		Mixe	ed s	_		$\overline{}$	Less	spe	ciali	zed :	system	s with	6M
7.		Bring out to				alterr	m.	· wa	ıys (	of c	oordi	inatin	g cond	current	12M
-							OR					11.66		-	
8.		Describe the the design p		of forr	nal v	erific	ation	me	thods	s use	ed at	differ	ent sta	iges of	12M

UNIT-V

Why different techniques are introduced for heterogeneous specifications and 9. multi-language co-simulation? Discuss. 12M

OR

10 a) Write a short notes on the system level synthesis and its Design 6M

Discuss briefly on the co-design computational model 6M

Hall Tick	et Number :										R14
Code: 41 M.Tech	n. II Semeste	er Regul <b>elling c</b>	ınd Sy	/nthe		ough			_	g/Sep	2016
Max. Mo Ansv	arks: 60 ver all five un	ts by cho	osing (	****	uestion f	rom e	ach un	iit ( 5			3 Hours ks )
1. a)	Why do we r	eed HDL:	s? Wha			rom H	DLs?				4M
b)	Write Verilog	code fo	r Half	adder	with nea	at bloc		am	and tru	th tabl	es. 8M
					OR						
2.	Explain abou	t various	Operat	ors av	ailable ir	n Verilo	og with	suita	able exa	amples	. 12M
3.	Write Verilog Behavioral m			AOI I	•					•	n in 12M
					OR						
4.	Write about I	Delays in	Verilog	with s	uitable e	exampl	les?				12M
5.	Draw and W and Inverter			itch le		•	2-input	NAN	ND, 2-in	nput No	OR 12M
6.	Explain Bloo examples?	king and	d non-	blockin		ınment	ts in \	√erilo	og with	suita	ble 12M
				(I	JNIT-IV						
7.	What is syntl	nesis of C	ombina	ational		Expla	ain.				12M
8.	What is FSM	of Seque	ence de	tector	<b>OR</b> in Verilo	ıg? Exp	olain				12M
					UNIT-V						
9.	Synthesis of	fork - join	blocks	and d	isable st	ateme	ents? Ex	xplai	n		12M

OR

Explain about synthesis of various Loops for language constructs

10.

12M

Hall <sup>-</sup>	Γicke	et Number :													R14	
Code				·	`			•				_	_			
М.Те	ch.	II Semeste	_			•						ons A	ug/S	iep 20	)16	
			Rad	io Fre	-		-			oitr	1					
Manie	<b>A A a</b>	den (O		( Er	nbe	dde	d Sy:	stem	is)				T:	211		
Max.		ks. 60 er all five unit:	s by ch	oosina	n one	e ane	estion	n fron	n ea	ch u	nit (	5 x 12		e: 3 H Marks 1		
7 (1	15 * * * C	71 411 11 7 6 61 111	<i>3 6</i> 7 6 1 1	0031118	9 0110	****		_		0110	, .	5 X 12	001	ridino j	,	
						U	NIT-I									
1.	a)	State compo	onents o	of an F	RFID	syste	em a	nd br	iefly	expla	ain.				61	VI
	b)	Explain the	trans	ponde	er co	onstr	uctio	n fo	rmat	of	Tool	and	Gas	Bottl	le	
		identification	n keys.												61	V
							OF	?								
2.		Illustrate the	e selec	tion c	riteria	a for	RFI	D sy	stem	wit	h res	spect	to O	peratin	ıg	
		frequency ra	ange.												121	V
							UNI									
3.		Describe Su	ırface A	cousti	c wa	ve Ti	•		er						121	VI
							OF									
4.		Explain the				trans	spond	der re	eson	ant f	requ	ency a	and C	Couplin	•	
		coefficient in	1 KFID	systen	ns.										12 <b>N</b>	VI
							UNIT	<b>-III</b>								
5.	a)	Explain the	proced	ure fo	r mea	asuri	ng th	e ph	ysica	ıl var	iable	s usin	ıg Mic	croway	⁄e	
		transponder													61	VI
	b)	Briefly expla	in Secu	rity Lo	ogic r	nem	ory.								61	VI
							OF	?								
6.		Explain FSK	and P	SK mo	dula	tion p	oroce	dure	S.						121	V
							UNIT									
7.		Describe CF	ond	۸۱ ۵۵	Λ nr	_		<u>-1 V</u>							121	. //
7.		Describe Cr	C and	ALOI	A più	JUEU	ores. OF	•							IΔI	VI
8.		Describe Anti	i-collisio	n nroce	dure	s with			nnle s	and at	tacks	on RF	ID sv	reteme	12N	\/I
0.		Describe 7 trit	COMSIO	i proce	Jauro	3 WILI	TOTIC	CAGII	ipic c	iiia a	itaone	On it	ID 3y	3101113.	121	VI
							UNI	Γ-V								
9.		Explain Visa	Conta	ctless	and	publi	c trar	nspor	t.						121	VI
							OF	₹								
10.		Explain briefly	y about	NFC a	pplica	ations	and	electr	onic I	Pass	ort T	ranspo	ort sys	tems.	121	VI

\*\*\*

Hall 1	icke	et Number : R14						
Code								
M.Te	M.Tech. II Semester Regular & Supplementary Examinations Aug/Sep 2016							
		DSP Processors and Architectures (Common to DECS Embedded Systems & VLSISD)						
Max.	Мо	arks: 60 Time: 3 Hours						
A	nsw	ver all five units by choosing one question from each unit ( $5 \times 12 = 60$ Marks)						
		UNIT-I						
1.	a)	Perform an implementation for an 8-point DIT FFT algorithm which includes						
	,	·	8M					
	b)	Explain Dynamic Range and precision in Detail	4M					
		OR						
2.		Differentiate A/D Conversion errors and D/A Conversion errors relevant to						
		computational accuracy in DSP applications.	2M					
		UNIT-II						
3.		Explain the features for external interfacing in connection with programmable						
			2M					
		OR						
4.	a)	With suitable example explain the data addressing capabilities for programmable DSP devices.	8M					
	b)		4M					
	٠,							
5.	۵)	UNIT-III  Explain the data addressing model of TMS320C45XX processors in detail.	8M					
Э.	a) b)	·	ow 4M					
	D)	OR	<del>-+</del> 1V1					
6.			2M					
•								
7	۵)	Explain about Adoptive filters in detail	484					
7.	a)	·	4M 8M					
	b)	Discuss about Bit- reversed generation in detail.  OR	OIVI					
8.		Describe the sources of error for evaluating the computational accuracy in DSP						
0.		· · · · · · · · · · · · · · · · · · ·	2M					
		UNIT-V						
9.		With suitable diagram explain the concept of memory interfacing to programmable						
٥.			2M					
		OR						
10.	a)	Explain the memory space organization of programmable DSP devices with simple						
		•	8M					
	b)	Explain a CODEC Interface circuit with its necessary programming by considering an example.	4M					

\*\*\*