Hall 7	Ficke	et Number : R	14											
Code	Code: 4PB321													
M.Tech. II Semester Regular & Supplementary Examinations Aug/Sep 2016														
	Testing & Testability													
	(Common to E.Sys & VLSISD) Max. Marks: 60 Time: 3 Hours													
	Answer all five units by choosing one question from each unit ($5 \times 12 = 60$ Marks)													
,	*******													
1.														
	example.													
	b)	Discuss about structural models.	04M											
		OR												
2.	a)	What is logic simulation? Discuss about types of simulation with examples.	08M											
	b)	Discuss about different levels of modeling digital circuits.	04M											
		UNIT-II												
3.	a)	Describe various fault models for combinational circuits with examples.	08M											
	b)	Give a few fault simulation applications.	04M											
		OR												
4.		Discuss about the following stages of fault diagnosis.												
		(a) Fault detection (b) Fault Equivalence (c) Fault Location	12M											
5.		With necessary diagrams, describe the functional testing of a sequential												
0.		circuit with a specific fault model.	12M											
		OR												
6.		With an example and necessary diagram discuss about signature analysis.	12M											
7.		UNIT-IV Discuss shout board level and eveter level DET applications with examples	12M											
7.		Discuss about board level and system level DFT applications with examples.	I ZIVI											
o	2)	OR Discuss shout houndary seen standards	06M											
8.	a) b)	Discuss about boundary scan standards	06M											
	b)	Explain with examples (i) Controllability and (ii) Absorbability	UOIVI											
		UNIT-V												
9.		Discuss about the following testing features with examples,												
		(a) ICT (b) JTAG	12M											
		OR												
10.		Discuss about the following BIST architectures:												
		(a) CBIST (b) BILBO (c) CATS (d) CSTP	12M											

Hall	Hall Ticket Number : R14													14	
Code: 4PC321															
M.Tech. II Semester Regular & Supplementary Examinations Aug/Sep 2016															
Low Power VLSI Design															
(VLSI System Design) Max. Marks: 60 Time: 3 Hours															
Answer all five units by choosing one question from each unit ($5 \times 12 = 60$ Marks)															
UNIT-I															
1.	a)	Draw and ex	xplaiı	n hig	h pei	form	ance	e, hig	 jh co	st dig	gital I	Bi-CN	MOS proc	ess using]
														6M	
	b)	Explain the punch through (Surface DIBL) in short channel MOSFETs. 6N													6M
	OR														
2.	a)	Explain the	•						•			•			6M
	b)	Explain the Bi-CMOS pr			ations	s for	proc	ess i	integ	ration	n in i	nteg	rated ana	log/digita	I 6M
			0063	5.			C								OW
							C	UNIT							
3.		Explain the t	rends	s and	dire	ction	s of C			СМС)S de	ep si	ubmicron	process.	12M
	OR a) Explain SOI CMOS/ Bi-CMOS VLSI deep submicron process in detail. 6M														
4.	a) b)	•							•		•				6M 6M
	b)	Explain low-	voita	ige/ic	w-pc	Jwei	aler			501	proc	ess.			OIVI
							U	UNIT	-111						
5.	a)	Explain BSI							•			t moo	dels.		6M
	b)	Discuss the	salie	ent fe	ature	es of	EKV			mo	del.				6M
0	,	D						OF	-						
6.	a) Þ)	Draw and di						•	•			сст.	with post	-li atabaa	6M
	b)	Discuss the	static	and	dyna	mic (cnara	acteri	STICS	orai	vi05	FEI	with neat	sketches.	6M
								UNIT	-IV						
7.		Compare an	nd co	ntras	t the	three	e Bi-(СМО	S ba	sic d	river	conf	igurations	with nea	
		sketches.						0							12M
8.	2)	Explain ES) frad		~~~~	C 41	nital	OF			oot (lioar	om ond n	ontion ite	_
0.	a)	advantages.		5 DI-1		S ul	yilar	CIICU	IL VVILI	Ian	ear	llayi	ani anu n		s 6M
	b)	Draw a three		ut Cl	NOS	NAN	ID ga	ate a	nd ex	cplair	n its o	opera	ation.		6M
							ſ	UNIT	- v						
9.	a)	Explain the	dasir	n ne	rena	ctivo	C				aoro	d flin	flone		6M
э.	a) b)	Explain the			•			•	•	•	•	•	•		6M
	~)					2		OF	-		59010	· · · ·			0.00
10.	a)	Explain low	powe	er teo	chniq	ues	for S	RAM	l in b	rief.					6M
	b)	Explain Pow	/er re	educt	ion te	echn	iques	s in c	lock	netw	orks	in br	rief.		6M
							**	*							

Hall ⁻	Hall Ticket Number : R14													14	
Code	Code: 4PB323														
M.Te	M.Tech. II Semester Regular & Supplementary Examinations Aug/Sep 2016 Hardware Software Co-Design														
Hardware Software Co-Design (Common to Embedded Systems & VLSISD)															
Max. Marks: 60 Answer all five units by choosing one question from each unit (5 x 12 = 60Marks)															
Ai	nswe	er all five unit	s by c	hoo	osing	one	e que ****	estior ****	n fror	n ea	chu	nit (5 x 12 = 60	Marks)	
							U	NIT-I]						
1.	, 5 1														
	L)													6M	
	 b) With a flow diagram explain the principle of generic co-design methodology 6N OR 													6M	
2. a) How hardware software partitioning algorithms for co-synthesis applications														;	
														6M	
	b)	Explain brie		-	nthe	esis a	algori	thm	whic	h is	used	for	different N	lodels of	
		Software Pa	artition	ing			ſ	υΝΙΤ	-11						6M
3.	a)	How prototy	ping a	and	emul	atior				e goa	l of 'F	-irst-	Time-Righ	t-Silicon	,
	,	in hardware								U			0		6M
	b)	What are th								ch inf	luen	ce oi	n design o	bjectives	6M
		and archited	lures	OLE	enne	aueu	i sys	OR							OIVI
4.		Compare A	rchited	ctur	es fo	or co	ntrol			ed sy	vstem	ns w	ith data do	ominated	
		systems in o	classif	ying	g Tar	get a				or em	bedo	ded s	systems		12M
5.		Discuss the	o dooi	ian	tool	o of	C			oftw	ara	dovo	loomont r	anda at	:
5.		Discuss the embedded p		•				Jeuu	eu s	UIIW		Jeve	iopinent i	ieeus ui	12M
								OF	2						
6.	a)	List out the		•						oftwa	are (deve	lopment r	needs of	
	b)	embedded p Discuss ab					•			ا مع	sne	ciali	zed svste	ms with	6M
	0)	Applications			TVII/C		, otor			2000	opc	Joiun	200 09010	ino with	6M
							U	JNIT	-IV						
7.		Bring out							e wa	iys	of c	oord	inating co	ncurrent	: 12M
		computatior	15 111 0	0-u	esiyi	ieu s	yster	 OF	2						
8.		Describe the	e kind	ls of	f forr	nal v	erific			thods	s use	ed at	different s	stages of	÷
		the design p	proces	ss.											12M
9.		Why differe	nt toch	nia		ara ir	<u> </u>			otor	aaa	00110	specificat	ions and	I
9.		multi-langua							101 1	leten	ogen	eous	specificat		12M
								OF	2						
10	a)	Write a sho				-							Design		6M
	b)	Discuss brie	efly on	the	e co-	desi	-		tatio	nal m	nodel				6M
							**	*							

Hall 7	Ficke	et Number : R1	Δ											
	Code: 4PC322													
	M.Tech. II Semester Regular & Supplementary Examinations Aug/Sep 2016													
	ASIC Design													
		(VLSI System Design)												
Max.	-	ks: 60 Time: 3 Hou all five units by choosing one question from each unit (5 x 12 = 60Marks)	irs											
	13 4 4 6													
		UNIT-I												
1.		With the help of neat sketches explain about different types of MGA	12M											
		OR												
2.	2. a) List out the differences between the mixed mode and analogue ASICs													
	b)	Discuss about cell based IC	8M											
		UNIT-II												
3.		Explain the different structures of PAL based PLDs	12M											
		OR												
4.	a)	Describe the architecture of Xilinx xc2000 CLB	6M											
	b)	Describe the ACT2 and ACT3 module architecture	6M											
		UNIT-III												
5.		Explain the characteristics and performance of standard cell and cell based-												
0.		ASICs with an example	12M											
		OR												
6.		Explain the characteristics and performance of Gate array ASICs with an												
		example	12M											
7.	a)	With an example show how the D-Calcus algorithm is used for tracing faults	8M											
	b)	Explain the different algorithms for fault simulation	4M											
		OR												
8.	a)	How ATPG algorithm is used to generate vectors automatically	6M											
	b)	Explain how the problem of reconvergent fan-out is solved	6M											
		UNIT-V												
9.	a)	Explain the Kernighan-Lin algorithm with an example	8M											
	, b)	What are the goals and objectives of floor planning	4M											
		OR												
10.	a)	Describe how the I/O and power constraints in ASICs are considered during												
		floor planning	8M											
	b)	How the ratio-cut algorithm removes the restriction of constant partition sizes	4M											

													-			
Hall 7	Ficke	et Number :													R	14
Code: 4PC323																
M.Tech. II Semester Regular & Supplementary Examinations Aug/Sep 2016																
Algorithms for VLSI Design Automation																
(VLSI System Design) Max. Marks: 60 Time: 3 Hours																
		er all five unit	s by (cho	osing	one	e que	estior	n fror	n ea	chu	nit (:	5 x 12			0013
							*****		٦							
	,	D . I		•			\square	NIT-I	J							
1.	a)	Discuss abo		-				-	in bri	ef.						6M
b) Explain integer linear programming. OR													6M			
-														сM		
 a) Discuss about design methodologies for VLSI design. b) Eveloie Table access in datail 												6M 6M				
b) Explain Tabu search in detail.													OIVI			
UNIT-II																
3.	a)	Compare &	conti	rast s	signa	l mo	delin	g, ga	ite m	odeli	ng a	nd de	elay m	nodel	ing.	6M
	b)	Explain con	nectiv	vity a	and s	igna	l moo	deling	g in b	rief.						6M
								OF	R							
4.	a)	Explain simu	ulatio	n me	echai	nism	s.									6M
	b)	Explain Eve	nt-dr	iven	simu	latio	n.									6M
								UNIT	-III							
5.	a)	Explain ROB	BDD	impl	emer	ntatio	on & (const	tructi	on.						6M
	b)	Explain varia	able	orde	ring i	n de	tail.									6M
								OF	R							
6.	a)	Explain two-	level	logi	c syn	thes	is in	brief								6M
	b)	Discuss abo	out ap	plica	ations	s to v	/erific	catior	า.							6M
							ſ	UNIT	-IV							
7.	a)	Write a short	: note	on h	nardw	/are	C			ns, da	ata st	oraq	e & int	tercor	nnection.	6M
	b)	Discuss the						•				•				6M
	,		0					ÖF				U				
8.	a)	Explain ASA	NP sc	hedu	uling	in br	ief.									6M
	b)	Discuss abo	out th	е ор	timiza	ation	issu	ies of	f the	assię	gnme	ent pr	oblem	n in h	igh-leve	I
		synthesis.														6M
							ſ	υΝΙΤ	-v							
9.	a)	Discuss abo	out M	CM	ohysi	cal c	C									6M
	b)	Explain Top			•		•									6M
			Ū		•			OF	R							
10.	a)	Explain Plac	eme	nt-cł	nip ar	ray I	base	d and	d full	custo	om a	ppro	aches	.		6M
	b)	Discuss abo	out m	ultipl	e sta	ge F	Routir	ng.								6M
							- لد مل	т								
							**	7								

Hall	Ficke	et Number :												R1	4
Code	Code: 4PB324														
M.T	ech	. II Semeste	-						•			ions ,	Aug/	Sep 2010	5
	DSP Processors and Architectures (Common to DECS Embedded Systems & VLSISD)														
Max	Max. Marks: 60 Time: 3 Hours													rs	
A	Answer all five units by choosing one question from each unit (5 x 12 = 60Marks)														
	UNIT-I														
1.	,														
		spectrum computation using FFT result											8M		
	b) Explain Dynamic Range and precision in Detail												4M		
	OR 2. Differentiate A/D Conversion errors and D/A Conversion errors relevant to														
2.										Conv	rsic	on err	rors r	elevant to	12M
		computation		acy ii	103	r app C									I ZIVI
						Ļ		IT-II							
3.		Explain the DSP devices		s for	exter	nal i	nterf	acıng	i in c	conne	ectio	n with	n prog	rammable	12M
							С	R							
4.	a)	With suitable	e examp	le exp	olain	the c	-		essin	g cap	babili	ties fo	or prog	grammable	
	,	DSP devices	•											-	8M
	b)	What is Bra	un multi	olier?	Exp	lain 4	4X4 E	Braur	n mul	tiplie	r				4M
						ſ	UN	IT-III							
5.	a)	Explain the	data ado	Iressi	ng m	odel	of TI	MS32	20C4	5XX	proc	essor	s in de	etail.	8M
	b)	WAP to imp	lement I	PID co	ontro	ller o	n TV	IS32()C54	XX p	proce	essor.			4M
							C	R							
6.		What are dif	fferent ir	terrup	ots of	TMS	5320	C54>	<x pr<="" td=""><td>oces</td><td>sor?</td><td>Expla</td><td>ain the</td><td>em.</td><td>12M</td></x>	oces	sor?	Expla	ain the	em.	12M
						ſ	UN	T-IV							
7.	a)	Explain abo	ut Adapt	ive fil	ters i	n dei	tail.								4M
	b)	Discuss abo	out Bit- r	everse	ed ge	enera	tion	in de	tail.						8M
							C	R							
8.		Describe the		s of e	error	for e	valua	ating	the c	omp	utati	onal a	accura	cy in DSP	
		implementat	tions.			C									12M
						L		IT-V							
9.		With suitable DSP devices	•	n expl	ain tl	ne co	ncep	ot of r	nemo	ory in	terfa	cing t	to prog	grammable	12M
			5				С	R							12101
10.	a)	Explain the r	memory	space	orga	aniza			gram	mab	le DS	SP dev	vices \	with simple	
-	,	example	,		0				-						8M
	b)	Explain a CO		terfac	e cir	cuit v	vith it	is ne	cessa	ary p	rogra	mmin	g by c	considering	
		an example.													4M